

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 August 2003 (07.08.2003)

PCT

(10) International Publication Number
WO 03/065065 A1

(51) International Patent Classification⁷: **G01R 31/3185**,
G06F 1/08

(21) International Application Number: **PCT/IB02/05706**

(22) International Filing Date:
23 December 2002 (23.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02075343.0 28 January 2002 (28.01.2002) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VERMEULEN, Hubertus, G., H.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **GOEL, Sandeep, K.** [IN/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: TESTING OF CIRCUIT WITH PLURAL CLOCK DOMAINS



(57) Abstract: An electronic circuit has a plurality of sub-circuits (12a, 12b). Clock gate circuits (14a, 14b) supply gated clock signals (GCLK1, GCLK2) to data storage elements (120, 122) of the sub-circuits. The clock gate circuits have gate inputs (148) for receiving gate signals (STOP) that commands blocking passage of the clock signal. Data can be transferred between data storage elements between two of the sub-circuits. A detector circuit (16) flags invalid data in the data storage element (122) of the second one of the sub-circuits (12b). The detector circuit has a flag storage element (32) arranged to set a flag when the clock gate circuit (14b) of the second one of the sub-circuits (12b) passes the clock signal for the second one of the sub-circuits after the clock gate of the first one of the sub-circuits has blocked the clock signal for the first one (12a) of the sub-circuits. The flag indicates the relative phase of the clocks signals of different sub-circuits when the clocks are stopped. The flag is used to invalidate data in the data storage element of the second one of the sub-circuits (12b).

WO 03/065065 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Testing of circuit with plural clock domains

The field of the invention is an electronic circuit that comprises a plurality of clock domains and a method of testing such an electronic circuit.

For a number of reasons integrated circuits are increasingly split into multiple clock domains that have their own clocks signals (this split usually occurs only in a functional sense, not physically). The use of different clock domains lowers the requirements on skew of the clock signals used for different sub-domains and it can be used to reduce power consumption by the circuit for example. In a circuit with multiple clock domains the clock signals of different clock domains are mutually different for example in terms of phase, frequency or duty cycle etc. In each domain the supply of the clock signal to sub-circuits in that clock domain can be switched off independently from the other clock domains.

Unfortunately the use of different clock domains makes testing and debugging of the electronic circuit more difficult. US patent No 6,131,173 describes a solution to mitigate these difficulties. At the interface between two clock domains an interface circuit is inserted that can isolate the different clock domains from one another in a test mode. This interface makes it possible to supply or extract test data to or from the isolated clock domains.

This technique, however, does not make it possible to test or debug the sub-circuits from different clock domains when they cooperate with one another. To debug such cooperative operation it is necessary to allow the sub-circuits to cooperate while each is clocked with its own clock signal. Upon a stop request from the tester, debugger or on-chip debug hardware, the clocks are stopped in order to inspect the data produced during the cooperation of the circuits. However, it has been found that such a method of debugging does not always produce reliable results. For example, comparison of the data produced during cooperation does not consistently match simulation data, even when the circuit is operating properly.

Amongst others, it is an object to facilitate debugging and testing of electronic circuits that contain multiple clock domains in which sub-circuits from different clock-domains cooperate with one another.

The electronic circuit according to the invention is set forth in Claim 1. It has been realized that the unreliability of the results of debugging is a consequence of the fact that it is impossible to stop the clocks in different clock domains simultaneously. For example, it is usually necessary to complete the current clock cycle before the clock can be stopped. Thus, due to phase and frequency differences between the different clock signals, the clock of a first clock domain may be stopped before the clock of a second clock domain.

This may have the effect that a data storage element in the second clock domain captures invalid data, more in particular data that should have been updated before it was captured, but was not updated because the clock signal of the first clock domain was stopped before the update. This happens when an active part of a clock signal that controls update data in the data storage element in the first clock domain is suppressed in the time interval between the signal to stop the clocks and the time when data is captured by the data storage element in the second clock domain (the active part may be an clock signal edge in case of a edge triggered data storage elements, or a pulse in case of pulse triggered data storage elements etc.). In the prior art the debugger or tester cannot see whether this has happened or not. Therefore this may lead to misleading conclusions about the operation of the circuit.

According to the invention a detector is provided accompanying the interface between a first and second one of the sub-circuits from different clock-domains. The detector is arranged to detect the conditions under which data is captured when the clocks of the sub-circuits are stopped. In a sense it determines the phase relation between the clock signals to the extent that this phase relation is relevant for data transfer between clock domains at the time when the clock signals are stopped. This enables the tester or debugger to evaluate the captured data properly, for example by discarding data that has been captured too late.

In an embodiment of the invention the detector is implemented with a pair of flag storage elements. The first flag storage element sets a pre-flag in response to the clock signal of a first sub-circuit when that clock signal is no longer passed to the first sub-circuit and the second flag storage element copies the pre-flag in response to the clock signal of the second sub-circuit when that clock signal is passed to the second sub-circuit. Thus, the flag represents whether the clock signal of the second circuit has caused data to be captured after the clock of the first sub-circuit has been blocked.

In another embodiment a pipeline data storage element is added to the data storage element of the second sub-circuit. The pipeline data storage element stores overwritten data from the data storage element. Thus, both data for a clock cycle and a preceding clock cycle is retained and the one or the other may be used dependent on whether the flag is set. In this way consistent data can be assured.

Preferably both the flag and the data can be read out via a conventional scan chain when the clocks have been stopped, or, as an alternative, the flag can control which data is read out via the scan chain.

These and other objects and advantages of the electronic circuit according to the invention and of the method of testing this circuit will be described in more detail using the following figures.

Figure 1 shows an electronic circuit with multiple clock domains.

Figure 2 shows signals that occur during operation.

Figure 3 shows a detection circuit.

Figure 4 shows an electronic circuit with multiple clock domains.

Figure 5 shows a detail of an electronic circuit.

Figure 1 shows an electronic circuit with multiple clock domains. The circuit contains clock circuitry 10, two clock domains 12a,b, with a first storage element 120 and a second storage element 122 respectively, clock gating circuits 14a,b and a detector 16. The first storage element 120 has a data output coupled to a data input of the second storage element 122. Although a direct connection is shown, it will be appreciated that this connection may run via combinatorial logic circuits (not shown). Clock outputs of the clock circuitry 10 are coupled to the clock inputs of the first and second data storage element 120, 122 via the respective clock gating circuits 14a,b. Further storage elements (not shown) may be present in the clock domains 12a,b, possibly coupled to each other inside the domains via combinatorial logic circuits (not shown). These further data storage elements are also clocked by the clock signals from the respective clock gating circuit 14a,b. Similarly, although a single output and input are shown for data storage elements 120, 122, it will be clear that this

output and input may provide for a single bit or multiple bits. All circuits are preferably included on the same integrated circuit, but of course circuits distributed over different integrated circuits may be used instead.

By way of example both clock gating circuits 14a,b are shown to have a similar structure, containing a first flip-flop 140, a second flip-flop 142 and an AND gate 144. A clock output from clock circuitry 10 is coupled to clock inputs of first and second flip-flop 140, 142 and to a first input of AND gate 144. A data input 148 of the first flip-flop 140 forms a clock gate command input of the clock gating circuit 14a. A data output of the first flip-flop 140 is coupled to a data input of the second flip-flop 142. A data output of the second flip-flop 142 is coupled to a second input of the AND gate 144. The output of the AND gate 144 is coupled to a clock input of the clock domain 12a, where it is coupled to the clock input of the first storage element 120. Similarly, the clock gating circuit 14b of the second sub-circuit has a clock gate command input, a clock input coupled to clock circuitry 10 and a clock output coupled to the clock input of second clock domain 12b, where it is coupled to the second storage element. The first and second input of the AND gate 144 and the clock output of clock gating circuit 14b of the second sub-circuit are coupled to the detector 16.

It will be appreciated that the precise structure of the clock gating circuits is shown for illustration purposes only. Without deviating from the invention any other type of clock gating circuit that allows gating of clock signals may be used.

In operation, clock gating circuits 14a,b normally pass clock signals from the clock circuitry 10 to clock domains 12a,b. When a stop signal is asserted at the clock gate command inputs of the clock gating circuits 14a,b these clock gating circuits 14a,b block passage of the clock signals to their respective clock domains 12a,b after a complete clock cycle has occurred. Detector 16 detects whether data is loaded into second data storage element 122 when that data has been affected by the fact that data was not loaded into first data storage element 120 after the stop signal has been asserted.

Figure 2 shows signals occurring during operation. A first and second trace show clock signals CLK1, CLK2 output by clock circuitry 10 to clock gating circuits 14a,b. A third trace shows a stop signal STOP which is applied to the clock gate command inputs of the clock gating circuits 14a,b. A fourth and fifth trace show gated clock signals GCLK1, GCLK2 that the clock gating circuits 14a,b pass to clock domains 12a,b. A sixth trace shows the signal FLAG output by detector 16.

The signal STOP causes the clock gating circuits 14a,b to pass only one positive clock pulse 20, 22 after the STOP signal has been asserted. Subsequently the clock signal is blocked. When the STOP signal is not asserted AND gate 144 passes all clock pulses. On the rising edge of this clock pulse 20, 22 the first flip-flop 140 copies the STOP signal from the clock gating command input 148. On the falling edge of this clock pulse 20, 22 the second flip-flop 142 copies the STOP signal which then disables AND gate 144 from passing further clock pulses. Detector 16 monitors whether AND gate 144 receives any clock pulses after AND gate 144 has been disabled from passing further clock pulses. If this happens and subsequently second clock gating circuit 14b outputs a clock pulse detector 16 sets its output signal FLAG to indicate that second data storage element 122 may have captured invalid data.

Figure 3 shows an example of an implementation of detector 16. This implementation contains a first flip-flop 30 and a second flip-flop 32. The clock suppressing signal from first clock-gating circuit 14a (from the output of the second flip-flop 142 in that first clock-gating circuit 14a) is applied to a data input 36 of first flip-flop 30. This first flip-flop 30 receives the ungated clock signal CLK1 of first clock gating circuit 14a at a clock input 34. The data output of first flip-flop 30 is coupled to a data input of second flip-flop 32. Second flip-flop 32 has a clock input 38 coupled to the gated clock output of second clock gating circuit 14b (outputting GCLK2). A data output 39 of second flip-flop 32 supplies output signal FLAG of detector 16.

In operation, first flip-flop 30 of detector 16 is set when first clock gating circuit 14a suppresses a clock pulse. This set data from first flip-flop 30 is copied to second flip-flop 32 when that second flip-flop 32 is clocked after the clock pulse. First flip-flop 30 and second flip-flop 32 mimic first and second data storage element 120, 122 to detect whether invalid data may be captured by the second data storage element. Copying of predetermined flag data by second flip-flop 32 is indicative of copying of invalid data by second data storage element 122. The predetermined flag data is set-up because a difference between flip-flops 30, 32 and data storage elements 120, 122 is that first flip-flop 30 receives the ungated clock, i.e. the clock that should be present to produce valid data for second data storage element 122, and that predetermined flag data (the STOP signal) is loaded into first flip-flop 30 when the clock signal is suppressed.

It will be noted that there may be timing differences between clock signals applied to the data storage elements 120, 122 and clock signals applied to detector 16, for example due to differences in the delay experienced by the clock signals before they reach

the respective circuits. This is no problem when detector 16 is made to detect a worst-case situation. Preferably, therefore, it is ensured that the delay experienced by the first domain clock signals that are used in detector 16 is shorter than (or at least as short as) the delay with which these signals are applied to the first domain 12a, while the delay experienced by the second domain clock signals that are used in detector 16 is longer than (or at least as long as) the delay with which these signals are applied to the second domain 12b.

It will be appreciated that the selection of the clock edges at which first and second flip-flop 30, 32 in detector 16 load information corresponds to the clock edges at which data first and second storage elements 120, 122 load data. So if second storage element loads data on negative clock edges, for example, second flip-flop 32 preferably loads the flag on negative clock edges as well. The same goes for the first flip-flop 30 of detector 16 with respect to first data storage element 120 and for dual edge triggering, pulse controlled data loading etc.

It will be appreciated that the invention is not limited to the implementation of the detector 16 shown in figure 3, or to using the particular signals used by that detector. Any detector may be used that detects whether a clock pulse is output to second clock domain 12b after a pulse from first clock gating circuit 14a has been suppressed. Similarly it will be appreciated that any way of stopping the clocks may be used, for example passing a greater or lesser part of the clock signals after assertion of the stop signal, as long as detector 16 detects whether an active clock edge occurs from second clock gating circuit 14b after an active clock edge from first clock gating circuit 14a has been suppressed.

In practice, various circuits may be added in order to protect transfer of data from the first clock domain 12a to the second clock domain 12b in order to prevent a change of data in the data storage element 122 close to the point in time when the data in the other data storage element 120 is changed. This may be implemented by any known means, such as handshake signals, semaphores, clock arbiters at the clock input of the storage elements etc. However, such means have been omitted from the figures for the sake of clarity, since they do not affect the timing relation between the clock signals, but only the data transferred. The detection principle for determining the timing relation between the clock signals remains the same.

Figure 4 shows an electronic circuit with three clock domains. In addition to the clock domains 12a,b a third clock domain 12c with a third clock gating circuit 14c is shown. The first data storage element 120 of the first clock domain 12a is coupled to the third clock domain 12c. Thus, invalid data transfer may occur from the first clock domain 12a, to

both the second and third clock domain 12b,c. When the second and third clock domain 12b,c have independent clocks this may occur independently for the second and third clock domain 12b,c. In principle, separate detectors may be provided to detect this. However, when detectors similar to the one shown in figure 3 is used, the first flip-flop 30 of the detector may be shared by the second and third domain 12b,c, only the second flip-flop 32, 40 being provided separately for the different domains 12b,c. Of course, more second flip-flops 32, 40 may be provided when first domain 12a interfaces to more than two domains 12b,c.

As shown, the circuit allows detection of copying of invalid data in the second clock domain 12b, but no correction. Thus, if it is necessary to inspect the data captured by the second data storage element 122 the circuit may have to be restarted a number of times until detector 16 indicates that no invalid data has been captured. If desired, this may be obviated by adding a pipeline of one or more data storage elements to second data storage element 122, for storing successive data values that have been stored in second data storage element 122 previous to current data. In this case, the relevant data may be selected from the pipeline on the basis of the output signal of the detector.

Any means may be used to read data from the data storage elements 120, 122 and to read detection results from detector 16. For example, a conventional scan chain may be used for this purpose.

Figure 5 shows an example of part of an electronic circuit that provides for correction. The second clock domain 12b and its corresponding clock gating circuit 14b are shown, together with detector 16. The second clock domain 12b is shown to contain a pipeline storage element 50, a multiplexer 52 and part of a scan chain 54. An output of the second data storage element 122 is coupled to the pipeline storage element 50. The output of the second data storage element 122 and the pipeline storage element 50 are coupled to inputs of the multiplexer 52, which has an output coupled to the scan chain 54. The flag output of detector 16 is coupled to a control input of multiplexer 52.

In operation, each time data storage element 122 loads new data, the previous data in data storage element 122 is copied into pipeline storage element 50. Thus, when clock gating circuit 14b stops supplying clock signals to second clock domain 12b, data storage element 122 contains data captured in the last clock cycle and pipeline storage element contains data captured by data storage element 122 in the before last clock cycle. Multiplexer 52 passes the latter to scan chain 54 when detector 16 indicates that a clock cycle in the first clock domain 12a has occurred before data storage element 122 has captured data in the last clock cycle before its clock was stopped. Otherwise, multiplexer 52 passes data from the data

storage element 122 to the scan chain 54. Thus, the appropriate test data is passed to scan chain 54.

5 It will be appreciated that other means than a scan chain can be used to read out the data, or that data from both the data storage element 122 and pipeline storage element 50 may be read out, together with the output of detector 16 to test or debug the circuit. The circuit of figure 5, however, has the advantage that a minimum of information needs to be read out.

CLAIMS:

1. An electronic circuit comprising
 - clock circuitry (10);
 - a plurality of sub-circuits ((12a, 14a), (12b,14b)), each comprising a clocked data storage element (120, 122) and a clock gate circuit (14a, 14b) coupled between an output of the clock circuitry (10) for a clock signal (CLK1, CLK2) for the sub-circuit circuit ((12a, 14a), (12b,14b)) and a clock input of the data storage element (120, 122) of the sub-circuit ((12a, 14a), (12b,14b)), the clock gate circuit (14a,b) having a gate input (148) for receiving a gate signal that commands blocking passage of the clock signal from the clock circuitry (10) to the data storage element (120, 122), the data storage element (120) of a first one of the sub-circuits (12a, 14a) having a data coupling to the data storage element (122) of the second one of the sub-circuits (12b,14b);
 - a detector circuit (16) for flagging invalid data in the data storage element (122) of the second one of the sub-circuits (12b,14b), the detector circuit (16) comprising a flag storage element (32) arranged to set a flag when the clock gate circuit (14b) of the second one of the sub-circuits (12b,14b) passes an active part of the clock signal (CLK2) for the second one of the sub-circuits (12b,14b) after the clock gate (14a) of the first one of the sub-circuits (12a, 14a) has blocked an active part of the clock signal (CLK1) for the first one of the sub-circuits (12a, 14a).
2. An electronic circuit according to Claim 1, wherein the detector circuit (30, 32) comprises a pre-flag storage element (30), arranged to set a pre-flag when the active part of the clock signal (CLK1) for the first one of the sub-circuits is blocked, the flag storage element (32) being arranged to copy said pre-flag from the pre-flag storage element (30) when the clock gate circuit (14b) of the second one of the sub-circuits (12b,14b) passes the active part of the clock signal (CLK2) for the second one of the sub-circuits.
3. An electronic circuit according to Claim 2, wherein the data storage element of a third one of the sub-circuits (12c, 14c) is coupled to receive data from the data storage element (120) of the first one of the sub-circuits (12a, 14a), the detector circuit (30, 32, 40)

comprising a further flag storage element (40), for copying the pre-flag from the pre-flag storage element (30) when the clock gate circuit (14c) of the third one of the sub-circuits (12c, 14c) passes an active part of the clock signal for the third one of the sub-circuits.

- 5 4. An electronic circuit according to Claim 1, comprising a pipeline storage element coupled to the data storage element (50) of the second sub-circuit (12b, 14b), for copying data from the data storage element (122) of the second sub-circuit (12b, 14b) when that data is to be overwritten in the data storage element (122) of the second sub-circuit (12b, 14b).

10

5. An electronic circuit according to Claim 4, comprising an output circuit (52, 54), for reading out data, the output circuit (52, 54) being arranged to supply either data from the second data storage element (122) or data from the pipeline storage element (50), under control of the flag, when the flag is not set and set respectively.

15

6. An electronic circuit according to Claim 1, comprising a scan chain (54) coupled to the flag storage element (32) and the data storage element (122) of the second sub-circuit (12b, 14b), the scan chain (54) being arranged to transport the flag and data from the data storage element (122) of the second sub-circuit.

20

7. A method of testing an electronic circuit that contains a plurality of sub-circuits ((12a, 14a), (12b, 14b)), each comprising a clocked data storage element (120, 122) and a clock gate circuit (14a, b) for blocking passage of a clock signal (CLK1, CLK2) for the sub-circuit ((12a, 14a), (12b, 14b)) from the clock circuitry (10) to the data storage element (120, 122), the data storage element (120) of a first one of the sub-circuits (12a, 12b) having a data coupling to the data storage element (122) of the second one of the sub-circuits (12b, 14b), the method comprising
- allowing the sub-circuits ((12a, 14a), (12b, 14b)) to run under control of their respective clock signals (CLK1, CLK2);
 - 25 - substantially simultaneously commanding the clock gate circuits (14a, b) of the sub-circuits ((12a, 14a), (12b, 14b)) to block passage of the clock signals (CLK1, CLK2);
 - 30 - detecting whether the clock gate circuit (14b) of the second one of the sub-circuits (12b, 14b) passes an active part of the clock signal (CLK2) for the second one of the sub-

circuits (12b, 14b) after the clock gate (14b) of the first one of the sub-circuits (12b, 14b) has blocked the clock signal (CLK1) for the first one of the sub-circuits (12a, 14a);

- invalidating data from the data storage element (122) of the second one of the sub-circuits (12b, 14b) upon said detecting.

1/3




Fig. 1






Fig. 2

2/3



3/3




Fig. 5

INTERNATIONAL SEARCH REPORT

Inter ☐ nal Application No

PCT/IB 02/05706

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 673 273 A (ALMY THOMAS A) 30 September 1997 (1997-09-30) column 2, line 16 -column 3, line 30; figures 2-4 -----	1-7
A	US 6 324 652 B1 (HENDERSON NATHANIEL ET AL) 27 November 2001 (2001-11-27) abstract; figures 1-3 -----	1-7
A	VERMEULEN B ET AL: "Test and debug strategy of the PNx8525 Nexperia/sup TM/ digital video platform system chip" PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2001 (CAT. NO.01CH37260), PROCEEDINGS INTERNATIONAL TEST CONFERENCE, BALTIMORE, MD, USA, 30 OCT.-1 NOV. 2001, pages 121-130, XP002237599 2001, Piscataway, NJ, USA, IEEE, USA ISBN: 0-7803-7169-0 abstract paragraph '4.3.1! paragraph '5.2.2! -----	1-7

INTERNATIONAL SEARCH REPORT

International Application No
PCT/IB 02/05706

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6327684	B1	04-12-2001	CA 2307535 A1	11-11-2000
US 6115827	A	05-09-2000	CA 2225879 C	01-05-2001
EP 0965850	A	22-12-1999	EP 0965850 A1	22-12-1999
			JP 2000046919 A	18-02-2000
US 6131173	A	10-10-2000	EP 0886784 A1	30-12-1998
			WO 9826301 A1	18-06-1998
			JP 2000506985 T	06-06-2000
US 5673273	A	30-09-1997	NONE	
US 6324652	B1	27-11-2001	NONE	

BEST AVAILABLE COPY